

LM2524D/LM3524D

Regulating Pulse Width Modulator

General Description

The LM3524D family is an improved version of the industry standard LM3524. It has improved specifications and additional features yet is pin for pin compatible with existing 3524 families. New features reduce the need for additional external circuitry often required in the original version.

The LM3524D has a $\pm 1\%$ precision 5V reference. The current carrying capability of the output drive transistors has been raised to 200 mA while reducing V_{CEsat} and increasing V_{CE} breakdown to 60V. The common mode voltage range of the error-amp has been raised to 5.5V to eliminate the need for a resistive divider from the 5V reference.

In the LM3524D the circuit bias line has been isolated from the shut-down pin. This prevents the oscillator pulse amplitude and frequency from being disturbed by shut-down. Also at high frequencies (≈ 300 kHz) the max. duty cycle per output has been improved to 44% compared to 35% max. duty cycle in other 3524s.


In addition, the LM3524D can now be synchronized externally, through pin 3. Also a latch has been added to insure

one pulse per period even in noisy environments. The LM3524D includes double pulse suppression logic that insures when a shut-down condition is removed the state of the T-flip-flop will change only after the first clock pulse has arrived. This feature prevents the same output from being pulsed twice in a row, thus reducing the possibility of core saturation in push-pull designs.

Features

- Fully interchangeable with standard LM3524 family
- $\pm 1\%$ precision 5V reference with thermal shut-down
- Output current to 200 mA DC
- 60V output capability
- Wide common mode input range for error-amp
- One pulse per period (noise suppression)
- Improved max. duty cycle at high frequencies
- Double pulse suppression
- Synchronize through pin 3

Connection Diagram



00865002

Top View


Order Number LM2524DN or LM3524DN

See NS Package Number N16E

Order Number LM3524DM

See NS Package Number M16A

Block Diagram



00865001

Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	40V
Collector Supply Voltage (LM2524D)	55V
(LM3524D)	40V
Output Current DC (each)	200 mA
Oscillator Charging Current (Pin 7)	5 mA

Internal Power Dissipation	1W
Operating Junction Temperature Range (Note 2)	
LM2524D	-40°C to +125°C
LM3524D	0°C to +125°C
Maximum Junction Temperature	150°
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 4 sec.)	
M, N Pkg.	260°C

Electrical Characteristics

(Note 1)

Symbol	Parameter	Conditions	LM2524D			LM3524D			Units
			Typ	Tested Limit (Note 3)	Design Limit (Note 4)	Typ	Tested Limit (Note 3)	Design Limit (Note 4)	

REFERENCE SECTION

V_{REF}	Output Voltage		5	4.85	4.80	5	4.75		V_{Min}
				5.15	5.20		5.25		V_{Max}
V_{RLine}	Line Regulation	$V_{IN} = 8V$ to 40V	10	15	30	10	25	50	mV_{Max}
V_{RLoad}	Load Regulation	$I_L = 0$ mA to 20 mA	10	15	25	10	25	50	mV_{Max}
$\frac{\Delta V_{IN}}{\Delta V_{REF}}$	Ripple Rejection	$f = 120$ Hz	66			66			dB
I_{OS}	Short Circuit Current	$V_{REF} = 0$	50	25		50	25		mA Min
				180			200		mA Max
N_O	Output Noise	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}$	40		100	40		100	$\mu V_{rms Max}$
	Long Term Stability	$T_A = 125^\circ\text{C}$	20			20			mV/kHr

OSCILLATOR SECTION

f_{OSC}	Max. Freq.	$R_T = 1k, C_T = 0.001 \mu F$ (Note 7)	550		500	350			kHz_{Min}
f_{OSC}	Initial Accuracy	$R_T = 5.6k, C_T = 0.01 \mu F$ (Note 7)	20	17.5		20	17.5		kHz_{Min}
				22.5			22.5		kHz_{Max}
		$R_T = 2.7k, C_T = 0.01 \mu F$ (Note 7)	38	34		38	30		kHz_{Min}
				42			46		kHz_{Max}
Δf_{OSC}	Freq. Change with V_{IN}	$V_{IN} = 8$ to 40V	0.5	1		0.5	1.0		$\%_{Max}$
Δf_{OSC}	Freq. Change with Temp.	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ at 20 kHz $R_T = 5.6k$, $C_T = 0.01 \mu F$	5			5			%
V_{OSC}	Output Amplitude (Pin 3) (Note 8)	$R_T = 5.6k, C_T = 0.01 \mu F$	3	2.4		3	2.4		V_{Min}
t_{PW}	Output Pulse Width (Pin 3)	$R_T = 5.6k, C_T = 0.01 \mu F$	0.5	1.5		0.5	1.5		μs_{Max}
	Sawtooth Peak Voltage	$R_T = 5.6k, C_T = 0.01 \mu F$	3.4	3.6	3.8		3.8		V_{Max}

Electrical Characteristics (Continued)

(Note 1)

Symbol	Parameter	Conditions	LM2524D			LM3524D			Units
			Typ	Tested Limit (Note 3)	Design Limit (Note 4)	Typ	Tested Limit (Note 3)	Design Limit (Note 4)	
	Sawtooth Valley Voltage	$R_T = 5.6k$, $C_T = 0.01 \mu F$	1.1	0.8	0.6		0.6		V_{Min}
ERROR-AMP SECTION									
V_{IO}	Input Offset Voltage	$V_{CM} = 2.5V$	2	8	10	2	10		mV_{Max}
I_{IB}	Input Bias Current	$V_{CM} = 2.5V$	1	8	10	1	10		μA_{Max}
I_{IO}	Input Offset Current	$V_{CM} = 2.5V$	0.5	1.0	1	0.5	1		μA_{Max}
I_{COSI}	Compensation Current (Sink)	$V_{IN(I)} - V_{IN(NI)} = 150 mV$	95	65		95	65		μA_{Min}
				125			125		μA_{Max}
I_{COSO}	Compensation Current (Source)	$V_{IN(NI)} - V_{IN(I)} = 150 mV$	-95	-125		-95	-125		μA_{Min}
				-65			-65		μA_{Max}
A_{VOL}	Open Loop Gain	$R_L = \infty$, $V_{CM} = 2.5 V$	80	74	60	80	70	60	dB_{Min}
VCMR	Common Mode Input Voltage Range			1.5	1.4		1.5		V_{Min}
				5.5	5.4		5.5		V_{Max}
CMRR	Common Mode Rejection Ratio		90	80		90	80		dB_{Min}
G_{BW}	Unity Gain Bandwidth	$A_{VOL} = 0 dB$, $V_{CM} = 2.5V$	3			2			MHz
V_O	Output Voltage Swing	$R_L = \infty$		0.5			0.5		V_{Min}
				5.5			5.5		V_{Max}
PSRR	Power Supply Rejection Ratio	$V_{IN} = 8$ to $40V$	80		70	80	65		db_{Min}
COMPARATOR SECTION									
$\frac{t_{ON}}{t_{OSC}}$	Minimum Duty Cycle	Pin 9 = 0.8V, [$R_T = 5.6k$, $C_T = 0.01 \mu F$]	0	0		0	0		$\%_{Max}$
$\frac{t_{ON}}{t_{OSC}}$	Maximum Duty Cycle	Pin 9 = 3.9V, [$R_T = 5.6k$, $C_T = 0.01 \mu F$]	49	45		49	45		$\%_{Min}$
$\frac{t_{ON}}{t_{OSC}}$	Maximum Duty Cycle	Pin 9 = 3.9V, [$R_T = 1k$, $C_T = 0.001 \mu F$]	44	35		44	35		$\%_{Min}$
V_{COMPZ}	Input Threshold (Pin 9)	Zero Duty Cycle	1			1			V
V_{COMPM}	Input Threshold (Pin 9)	Maximum Duty Cycle	3.5			3.5			V
I_{IB}	Input Bias Current		-1			-1			μA
CURRENT LIMIT SECTION									
V_{SEN}	Sense Voltage	$V_{(Pin\ 2)} - V_{(Pin\ 1)} \geq 150 mV$	200	180		200	180		mV_{Min}
				220			220		mV_{Max}

Electrical Characteristics (Continued)

(Note 1)

Symbol	Parameter	Conditions	LM2524D			LM3524D			Units
			Typ	Tested Limit (Note 3)	Design Limit (Note 4)	Typ	Tested Limit (Note 3)	Design Limit (Note 4)	
TC- V_{sense}	Sense Voltage T.C.		0.2			0.2			mV/°C
	Common Mode Voltage Range	$V_5 - V_4 = 300 \text{ mV}$	-0.7 1			-0.7 1			V_{Min} V_{Max}
SHUT DOWN SECTION									
V_{SD}	High Input Voltage	$V_{(\text{Pin } 2)} - V_{(\text{Pin } 1)} \geq 150 \text{ mV}$	1	0.5 1.5		1	0.5 1.5		V_{Min} V_{Max}
I_{SD}	High Input Current	$I_{(\text{pin } 10)}$	1			1			mA
OUTPUT SECTION (EACH OUTPUT)									
V_{CES}	Collector Emitter Voltage Breakdown	$I_C \leq 100 \mu\text{A}$		55			40		V_{Min}
I_{CES}	Collector Leakage Current	$V_{\text{CE}} = 60\text{V}$							
		$V_{\text{CE}} = 55\text{V}$	0.1	50					μA_{Max}
		$V_{\text{CE}} = 40\text{V}$				0.1	50		
V_{CESAT}	Saturation Voltage	$I_E = 20 \text{ mA}$	0.2	0.5		0.2	0.7		V_{Max}
		$I_E = 200 \text{ mA}$	1.5	2.2		1.5	2.5		
V_{EO}	Emitter Output Voltage	$I_E = 50 \text{ mA}$	18	17		18	17		V_{Min}
t_R	Rise Time	$V_{\text{IN}} = 20\text{V}$, $I_E = -250 \mu\text{A}$ $R_C = 2\text{k}$	200			200			ns
t_F	Fall Time	$R_C = 2\text{k}$	100			100			ns
SUPPLY CHARACTERISTICS SECTION									
V_{IN}	Input Voltage Range	After Turn-on		8 40			8 40		V_{Min} V_{Max}
T	Thermal Shutdown Temp.	(Note 2)	160			160			°C
I_{IN}	Stand By Current	$V_{\text{IN}} = 40\text{V}$ (Note 6)	5	10		5	10		mA

Note 1: Unless otherwise stated, these specifications apply for $T_A = T_J = 25^\circ\text{C}$. Boldface numbers apply over the rated temperature range: LM2524D is -40° to 85°C and LM3524D is 0°C to 70°C . $V_{\text{IN}} = 20\text{V}$ and $f_{\text{OSC}} = 20 \text{ kHz}$.

Note 2: For operation at elevated temperatures, devices in the N package must be derated based on a thermal resistance of 86°C/W , junction to ambient. Devices in the M package must be derated at 125°C/W , junction to ambient.

Note 3: Tested limits are guaranteed and 100% tested in production.

Note 4: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage range. These limits are not used to calculate outgoing quality level.

Note 5: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 6: Pins 1, 4, 7, 8, 11, and 14 are grounded; Pin 2 = 2V. All other inputs and outputs open.

Note 7: The value of a C_1 capacitor can vary with frequency. Careful selection of this capacitor must be made for high frequency operation. Polystyrene was used in this test. NPO ceramic or polypropylene can also be used.

Note 8: OSC amplitude is measured open circuit. Available current is limited to 1 mA so care must be exercised to limit capacitive loading of fast pulses.